Team:Paris/Modeling/f4DC

Strain ΔflhDC and ΔfliA.

We assume that the logical gate is a SUM (see our project), so that f4(FlhDC,FliA) = f4(FlhDC,0) + f4(0,FliA)