Team:Paris/Modeling/f7DC

Strain ΔflhDC and ΔfliA.

We assume that the logical gate is a SUM (see our project), so that f7(FlhDC,FliA) = f7(FlhDC,0) + f7(0,FliA)