Team:Paris/Modeling/f7DC

From 2008.igem.org

Revision as of 01:32, 28 July 2008 by Hugo (Talk | contribs)

Strain ΔflhDC and ΔfliA.

We assume that the logical gate is a SUM (see our project), so that

f7(FlhDC,FliA) = f7(FlhDC,0) + f7(0,FliA)

F7DC.png