Team:Paris/Modeling/f8DC
From 2008.igem.org
(Difference between revisions)
Line 4: | Line 4: | ||
<center> f8(FlhDC,FliA) = f8(FlhDC,0) + f8(0,FliA) </center> | <center> f8(FlhDC,FliA) = f8(FlhDC,0) + f8(0,FliA) </center> | ||
- | [[Image: | + | [[Image:f8DCb.png]] |
Latest revision as of 15:32, 13 August 2008
Strain ΔflhDC and ΔfliA.
We assume that the logical gate is a SUM (see our project), so that