Team:Paris/Modeling/f8DC

From 2008.igem.org

Revision as of 16:35, 12 August 2008 by Hugo (Talk | contribs)

Strain ΔflhDC and ΔfliA.

We assume that the logical gate is a SUM (see our project), so that

f8(FlhDC,FliA) = f8(FlhDC,0) + f8(0,FliA)

F8DCa.png