Team:Paris/Modeling/f4DC

From 2008.igem.org

Revision as of 16:25, 12 August 2008 by Hugo (Talk | contribs)

Strain ΔflhDC and ΔfliA.

We assume that the logical gate is a SUM (see our project), so that

f4(FlhDC,FliA) = f4(FlhDC,0) + f4(0,FliA)

F4DCa.png